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Pattern paired grating structures on resist - 2801 
Transfer the pattern into the silicon substrate using the resist mask - - 2802 
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Remove the remaining resist mask 2803 
- 990
Deposit a conformal layer of a side wall spacer in a manner 
whereby the distance bounded by the two gratings in a pair is filled - - 2804 
RRRRRRRRRRR 
Pertom a blanket etching of the spacer material in order to expose 
silicon between the pairs ( not within the pair itself ) of gratings - 2805 
| Perform an etch of the silicon using the spacer material as a mask - 2806 
Remove the remaining spacer material used as a mask 2807 
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Create inverse tone bilaterally symmetric structures 
in nanoimprint resist using master template ~ 3001 
Remove the residual of resist laver 3 002 
Perform a pattern transfer of resist structures 
into the inverse tone replica template material 
per 3003 
Perform a lithography step to mask individual bilateral structure 
units using lithography resist and create a first level etch using 
RIE in the exposed inverse tone replica template material 
3004 
Perform a second lithography step to mask individual bilateral structure 
units and a part of the first etched level using lithography resist and L 
create a second level etch using RIE in the exposed inverse tone replica 
template material 
Perform a third lithography step to mask individual bilateral structure units , 
a part of the first etch protected in the previous lithography step , and a part L _ 3006 
of the second etched level using lithography resist , and create a third 
level eich using RIE in the exposed inverse tone replica template material 
WEISS 
Reinove the remaining resist to expose the inversa tone replica 
template that will be used in the patterning of field - effect transistors 
3007 
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FABRICATING LARGE AREA MULTI - TIER FIG . 1 is a flowchart of a method for using imprint 
NANOSTRUCTURES lithography to pattern nanoscale shapes in accordance with 
an embodiment of the present invention ; 
GOVERNMENT INTERESTS FIGS . 2A - 2D depict cross - sectional views of patterning 
5 nanoscale shapes using the steps described in FIG . 1 in 
This invention was made with government support under accordance with an embodiment of the present invention ; 
Grant No . EEC1160494 awarded by the National Science FIG . 3 is a flowchart of a method for fabricating self Foundation . The U . S . government has certain rights in the aligned symmetric nanoscale multi - tier imprint templates 
invention . using lithography and side wall spacers in accordance with 
TECHNICAL FIELD 10 an embodiment of the present invention ; FIGS . 4A - 4F depict cross - sectional views of fabricating 
The present invention relates generally to nanoimprint self - aligned symmetric nanoscale multi - tier imprint tem 
lithography , and more particularly to fabricating multi - tier plates using the steps described in FIG . 3 in accordance with 
nanostructures using a single lithography step without the an embodiment of the present invention ; 
need for alignment and overlay in the process . 15 FIG . 5 illustrates exemplary nanoscale non - circular cross section shapes of interest in a variety of applications in 
BACKGROUND accordance with an embodiment of the present invention ; FIG . 6 is a scanning electron microscope ( SEM ) micro 
Nanoimprint lithography is a high throughput , low - cost graph showing titanium nitride side wall spacers that were 
lithographic technique that has demonstrated sub - 10 nm 20 defined using Ar / Cl2 etch chemistry in accordance with an 
feature resolution and is widely accepted as one of the embodiment of the present invention ; 
potential successors to optical lithography . Currently , multi FIG . 7 is an SEM micrograph showing sub - 100 nm 
tier nanostructures can only be achieved by using multiple self - aligned symmetric multi - tier structures formed using a 
lithography steps , with intermediate nanoscale alignment single lithography step while completely eliminating the 
and overlay steps . As critical dimensions scale down with 25 alignment and overlay steps in accordance with an embodi 
advancing technology nodes , nanoscale alignment and over gy nodes , nanoscale alignment and over - ment of the present invention ; 
lay have become increasingly more challenging . These FIG . 8 is a flowchart of a method for fabricating self 
challenges need to be addressed for nanoimprint lithography aligned silicon tube structures in the nanoscale in accor 
to be used for patterning high density multi - level nanoelec - dance with an embodiment of the present invention ; 
tronic circuits . 30 FIGS . 9A - 9F depict cross - sectional views of fabricating 
Thus , there is a need for techniques that can enable self - aligned silicon tube structures in the nanoscale using the 
patterning of multiple levels or tiers of nanoscale structures steps described in FIG . 8 in accordance with an embodiment 
without employing intermediate alignment or overlay steps of the present invention ; 
in order to aid continued scaling down of critical dimen FIG . 10 is a Scanning Electron Microscope ( SEM ) micro 
sions . 35 graph of silicon tubes formed using method 800 in accor dance with an embodiment of the present invention ; 
SUMMARY FIG . 11 is a method for fabricating a silicon tube capaci 
tors by dry etching of silicon in accordance with an embodi 
In one embodiment of the present invention , a method for ment of the present invention ; 
fabricating a bilaterally symmetric multi - tier structure com - 40 FIGS . 12A - 12D depict cross - sectional views of fabricat 
prises patterning a pair of grating structures on a substrate ing a silicon tube capacitors by dry etching of silicon using 
material . The method further comprises transferring the the steps described in FIG . 11 in accordance with an 
patterned pair of grating structures into the substrate mate - embodiment of the present invention ; 
rial using a resist mask . The method additionally comprises FIG . 13 is a flowchart of a method for pattern transfer of 
removing the resist mask . Furthermore , the method com - 45 multi - tier structures into a substrate material in accordance 
prises depositing spacer material until an empty space within with an embodiment of the present invention ; 
each of the pair of grating structures is filled . Additionally , FIGS . 14A - 14H depict cross - sectional views of the pro 
the method comprises etching the spacer material anisotropi - cess for pattern transfer of multi - tier structures into the 
cally to define side wall spacers on the outer edges of the pair substrate material using the steps described in FIG . 13 in 
of grating structures . In addition , the method comprises 50 accordance with an embodiment of the present invention ; 
etching the substrate material using the side wall spacers as FIG . 15 is a flowchart of a method for forming multi - tier 
an etch mask to form a second lower level . The method asymmetric nanostructures in accordance with an embodi 
further comprises removing the spacer material to reveal a ment of the present invention ; 
bilaterally symmetric multi - tier structure . FIGS . 16A - 16 depict cross - sectional views of fabricating 
The foregoing has outlined rather generally the features 55 multi - tier asymmetric nanostructures using the steps 
and technical advantages of one or more embodiments of the described in FIG . 15 in accordance with an embodiment of 
present invention in order that the detailed description of the the present invention ; 
present invention that follows may be better understood . FIG . 17 illustrates an alternative to step 1504 of FIG . 15 
Additional features and advantages of the present invention where an angled RIE of the metal is performed from the 
will be described hereinafter which may form the subject of 60 opposite direction in accordance with an embodiment of the 
the claims of the present invention . present invention ; 
FIG . 18 is an SEM micrograph illustrating that the thick 
BRIEF DESCRIPTION OF THE DRAWINGS ness of the angled mask at the two edges of the gratings , 
though different , is not significant , in accordance with an 
A better understanding of the present invention can be 65 embodiment of the present invention ; 
obtained when the following detailed description is consid - FIG . 19 illustrates multi - tier asymmetric nanopillars 
ered in conjunction with the following drawings , in which enabled by the present invention ; 
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FIG . 20 illustrates a schematic of a genetic algorithm fabrication of WGPs with higher metal thicknesses than 
based optimization technique for optimizing WGP geometry existing ones , while maintaining or improving nano - grating 
in accordance with an embodiment of the present invention ; pitch . 
FIG . 21 is a flowchart of a method for forming asymmet In one embodiment , the present invention uses nanoim 
ric multi - tier wire grid polarizers in accordance with an 5 print lithography to pattern nanoscale shapes . An exemplary 
embodiment of the present invention ; imprint lithography technique , known as Jet and Flash 
FIGS . 22A - 22G depict cross - sectional views of forming Imprint Lithography ( J - FIL ) is described next . A unique 
asymmetric multi - tier wire grid polarizers using the steps feature of J - FIL is that it uses a targeted resist dispense 
described in FIG . 21 in accordance with an embodiment of approach that allows adaptive material deposition to match 
the present invention ; 10 pattern density variations in the template that is to be 
FIG . 23 is a flowchart of a method for fabricating a replicated . This combined with low viscosity resist formu 
completed NMOS MOSFET array by imprinting with self - lations leads to high throughput processes . 
aligned multi - tier nanoimprint templates in accordance with A process for using imprint lithography to pattern 
an embodiment of the present invention ; nanoscale shapes is discussed below in connection with 
FIGS . 24A - 24H depict cross - sectional views of fabricat - 15 FIGS . 1 and 2A - 2D . FIG . 1 is a flowchart of a method 100 
ing a completed NMOS MOSFET array by imprinting with for using imprint lithography to pattern nanoscale shapes in 
self - aligned multi - tier nanoimprint templates using the steps accordance with an embodiment of the present invention . 
described in FIG . 23 in accordance with an embodiment of FIG . 1 will be discussed in conjunction with FIGS . 2A - 2D , 
the present invention ; which depict cross - sectional views of patterning nanoscale 
FIGS . 25A - 25B are a flowchart of a method for forming 20 shapes using the steps described in FIG . 1 in accordance 
an exemplary self - aligned NMOS MOSFET array with with an embodiment of the present invention . 
lightly doped source / drain regions suitable for short channel Referring to FIG . 1 , in step 101 , the UV curable monomer 
devices in accordance with an embodiment of the present resist liquid 201 is dispensed on a surface 202 of the wafer 
invention ; 203 by an inkjet dispenser 204 as shown in FIG . 2A . 
FIGS . 26A - 26P depict cross - sectional views of forming 25 In step 102 , the amount of resist dispensed is tailored 
an exemplary self - aligned NMOS MOSFET array with simultaneously according to the volume of the features on 
lightly doped source / drain regions suitable for short channel the template 205 as shown in FIG . 2B . 
devices using the steps described in FIGS . 25A - 25B in In step 103 , the patterned region of the mask 205 called 
accordance with an embodiment of the present invention ; the field is brought in contact with the liquid drops 201 so 
FIG . 27A illustrates the first lithography step for p - type 30 that the resist fills the etched regions of the mask 205 by 
dopant implantation in accordance with an embodiment of capillary action as shown in FIG . 2C . 
the present invention ; In step 104 , the resist is then polymerized by UV radiation 
FIG . 27B illustrates the second lithography step for n - type 206 by a blanket cure step as shown in FIG . 2C . 
dopant implantation in accordance with an embodiment of In step 105 , the mask 205 is separated from the wafer 
the present invention ; 35 leaving the opposite tone of the mask pattern in the resist 
FIG . 28 is a flowchart of a method for fabricating a 201 as shown in FIG . 2D . 
bilaterally symmetric structure in accordance with an Imprinting time of less than 2 seconds is made possible by 
embodiment ; dispensing a grid containing thousands of drops with drop 
FIGS . 29A - 29F depict cross - sectional views of fabricat - volumes of 6 picoliters or less and advanced drop layout 
ing a bilaterally symmetric structure using the steps 40 optimization . 
described in FIG . 28 in accordance with an embodiment of As discussed above , the present invention utilizes a tech 
the present invention ; nique that uses J - FIL in conjunction with side wall deposi 
FIG . 30 is a flowchart of a method for fabricating the tion based patterning and RIE . The following discuses such 
inverse tone nanoimprint replica template in accordance a technique in connection with FIGS . 3 and 4A - 4F . FIG . 3 
with an embodiment of the present invention ; and 45 is a flowchart of a method 300 for fabricating self - aligned 
FIGS . 31A - 31F depict cross - sectional views of fabricat - symmetric nanoscale multi - tier imprint templates using 
ing the inverse tone nanoimprint replica template using the lithography and side wall spacers in accordance with an 
steps described in FIG . 34 in accordance with an embodi embodiment of the present invention . FIG . 3 will be dis 
ment of the present invention . cussed in conjunction with FIGS . 4A - 4F , which depict 
50 cross - sectional views of fabricating self - aligned symmetric 
DETAILED DESCRIPTION nanoscale multi - tier imprint templates using the steps 
described in FIG . 3 in accordance with an embodiment of 
The present invention allows the fabrication of multi - tier the present invention . 
nanoimprint lithography templates while eliminating the Referring to FIG . 3 , in step 301 , a layer of an etch stop 
alignment and overlay steps . In particular , the principles of 55 401 ( e . g . , silicon dioxide or a transparent conducting oxide , 
the present invention discloses novel fabrication processes such as indium tin oxide ( ITO ) ) is sputtered onto a substrate 
to make high resolution ( sub - 50 nm ) multi - tier nanoimprint material 402 . In one embodiment , substrate material 402 is 
templates , while eliminating the need for any alignment or fused silica since it is transparent to UV light required to 
overlay steps . polymerize liquid resist . 
Wire grid polarizers ( WGP ) are key devices that enable 60 In step 302 , a layer of a template material 403 , such as 
many nanophotonic applications , such as polarizing beam silicon dioxide or silicon , is deposited on etch stop 401 , such 
splitters , filters for infrared ( IR ) sensors , a liquid crystal as using plasma enhanced chemical vapor deposition . In one 
display ( LCD ) projector , heads - up display in automobiles , embodiment , template material 403 was deposited on etch 
head mounted displays , and lenses for polarized sunglasses . stop 401 at 285° C . 
Parameters , such as grating pitch , duty cycle , and metal 65 In step 303 , resist 404 was patterned on template material 
aspect ratio and thickness affect transmission and extinction 403 using one of the following techniques : nanoimprint 
ratio ( ER ) of a WGP . The present invention enables the lithography , electron beam lithography or photolithography . 
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The resulting structure of implementing steps 301 - 303 is using the steps described in FIG . 8 in accordance with an 
shown in FIG . 4A . embodiment of the present invention . 
In step 304 , a residual layer etching of the patterned resist Referring to FIG . 8 , in step 801 , resist 901 is dispensed on 
404 using Ar / O , RIE chemistry followed by a first level a silicon substrate 902 as shown in FIG . 9A . 
etching of template material 403 using resist 404 as a mask 5 In step 802 , resist pillars 904 are patterned using lithog 
is performed as shown in FIG . 4B . In one embodiment , raphy . In one embodiment , the patterning process used is 
when the template material 403 is silicon dioxide , it is nanoimprint lithography and nanoimprint template 903 i? 
etched using CHFz / Ar / CF4 RIE chemistry . shown in FIG . 9A . The patterned resist pillars 904 and 
In step 305 , resist mask 404 is removed using a standard residual resist layer 905 are shown in FIG . 9B . In one 
piranha ( H2O2 + H2SO4 ) clean followed by depositing spacer 10 embodiment , the cross - section of resist pillars 904 is non 
material 405 , such as silicon dioxide or titanium nitride circular ( e . g . , elliptical , triangular , quadrilateral , diamond , polygonal , star shaped and serpentine ) . ( TiN ) , on template material 403 as shown in FIG . 4C . In step 803 , the residual layer 905 is removed using Ar / 02 In step 306 , spacer material 405 is anisotropically etched RIE chemistry followed by a low temperature atomic layer 
to define side wall spacers 406 as shown in FIG . 4D . In one 15 deposition ( ALD ) of spacer material 906 ( e . g . , silicon diox 
embodiment , when spacer material 405 is TiN , C12 / Ar RIE ide ) as shown in FIG . 9C . In one embodiment , the polymer chemistry is used in this step . resist material 901 utilized herein is stable under its glass 
In step 307 , a second level etching of template material transition temperature ( T ) of 150° C . This material is ideal 
403 is performed using side wall spacers 406 as an etch for low temperature atomic layer deposition of a spacer 
mask as shown in FIG . 4E . In one embodiment , CHF3 / 02 20 material 906 . In one embodiment , spacer material 906 can 
RIE chemistry is used in this step . be silicon dioxide around the resist pillars 904 . The silicon 
In step 308 , side wall spacers 406 are removed using a containing precursor gas used in this process is Tris ( dim 
piranha clean to reveal the self - aligned symmetric multi - tier ethylamino ) silane commonly referred to as TDMAS . By 
silicon dioxide features 407 in template material 403 as alternating TDMAS with steam in the ALD chamber main 
shown in FIG . 4F . These self - aligned multi - tiered features 25 tained at 110° C . , uniform conformal layer of silicon dioxide 
may include a multi - tiered grating , a multi - tiered trench , a is formed around the resist cores as shown in FIG . 9C . 
multi - tiered cylinder , a multi - tiered hole , a tube structure , a In step 804 , an anisotropic etch of spacer material 906 is 
shaped multi - tiered pillar , a shaped multi - tiered hole and a performed to define side wall spacers 907 in the shape of a 
shaped tubed structure . In one embodiment , the shaped ring as shown in FIG . 9D . In one embodiment , this process 
structures have cross sections that may be elliptical , trian an - 30 step is carried out using CHFz / Ar / CF4 etch chemistry . In step 805 , the resist core 908 is removed as shown in gular , quadrilateral , diamond , polygonal , star shaped or FIG . 9E . In one embodiment , the exposed resist cores 908 serpentine as illustrated in FIG . 5 . are be etched in a standard wet piranha bath as illustrated in FIG . 5 illustrates exemplary nanoscale non - circular cross FIG . 9E . section shapes of interest in a variety of applications in cations in 35 In step 806 , a reactive ion etching ( RIE ) etch is performed accordance with an embodiment of the present invention . using the ring shaped side wall spacers 907 as a mask 
In a variety of nano - device applications , high - speed ( low thereby forming silicon nanotubes as shown in FIG . 9F . In 
cost ) fabrication of nanostructures with sharp edges is one embodiment , the cross - section of the resulting silicon 
important . This includes devices exploiting nanoscale phe - nanotubes is a non - circular shape corresponding to the 
nomena in optics , magnetics , and biomedical materials . In 40 non - circular cross - section shape of resist pillars 904 . In one 
the area of nanophotonics , exemplary shaped structures , embodiment , etching of silicon 902 using the ring shaped 
such as triangular structures and elliptical structures as silicon dioxide hard mask 907 is carried out using HBr / Cl , 
shown in FIG . 5 , are desirable . In the area of magnetics , etch chemistry . After this etch , the remaining silicon dioxide 
multi - bit magnetic random access memory can be achieved mask 907 can be removed by wet etching using buffered 
using exemplary cross - shaped structures as shown in FIG . 5 . 45 oxide etchants . This step should expose the desired silicon 
In the biomedical area , ability to make shape controlled tubes in the nanoscale . An SEM micrograph of silicon tubes 
nanoparticles is of interest in targeted diagnostics and drug demonstrating the use of method 800 is shown in FIG . 10 in 
delivery . The serpentine structure , as shown in FIG . 5 , is of accordance with an embodiment of the present invention . 
high importance in nanoelectronics and materials research . Energy storage systems are of significant importance for 
FIG . 6 is a scanning electron microscope ( SEM ) micro - 50 applications , such as hand - held devices , tablet computers , 
graph showing titanium nitride side wall spacers 406 that and electric cars . Batteries and capacitors are two classes of 
were defined using Ar / C1 , etch chemistry in accordance with devices that are constantly considered as primary energy 
an embodiment of the present invention . sources for such applications . While batteries have high 
FIG . 7 is an SEM micrograph showing sub - 100 nm energy storage densities , they have very slow charge / dis 
self - aligned symmetric multi - tier structures formed using a 55 charge rates . Capacitors , on the other hand , can provide 
single lithography step while completely eliminating the more power than batteries , but the energy storage density is 
alignment and overlay steps in accordance with an embodi lower . An intermediate class of storage devices called the 
ment of the present invention . ultra - capacitors combine high power and long life cycle 
Applications of the patterning technique are described times of capacitors with the energy storage density of 
below in connection with FIGS . 8 , 9A - 9F , 10 , 11 and 60 batteries . 
12A - 12H . The capacitance of a parallel plate capacitor is directly 
Referring to FIG . 8 , FIG . 8 is a flowchart of a method 800 proportional to the surface area of overlap between the two 
for fabricating self - aligned silicon tube structures in the 
nanoscale in accordance with an embodiment of the present It was demonstrated that by increasing the surface area of 
invention . FIG . 8 will be discussed in conjunction with 65 individual nanowire capacitors to the unit projected area 
FIGS . 9A - 9F , which depict cross - sectional views of fabri - using metal assisted chemical etching ( MACE ) , the surface 
cating self - aligned silicon tube structures in the nanoscale area of overlap can be increased leading to increase in 
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capacitance . Tubes have higher surface area than nanowires holes are injected through the metal into the silicon where it 
owing to the additional cylindrical inner surface . So the contacts the metal , ( iii ) the silicon oxidizes , ( iv ) the HF 
capacitance of an individual tube capacitor is higher than dissolves the oxidized silicon , and ( v ) finally , the soluble 
that of an individual nanowire capacitor of equal height . A products are removed and the metal moves into the space 
method for fabricating such a tube capacitor is discussed 5 where the process repeats . These high aspect ratio Si nano 
below in connection with FIGS . 11 and 12A - 12D . tubes 1201 are introduced into an ALD chamber for depo 
FIG . 11 is a method 1100 for fabricating silicon tube sition of dielectric material 1203 . As discussed above in 
capacitors by dry etching of silicon in accordance with an connection with method 1100 , dielectric material 1203 , for 
embodiment of the present invention . FIG . 11 will be instance , can be hafnium dioxide which is a high - k dielec 
discussed in conjunction with FIGS . 12A - 12D , which depict 10 tric . In another embodiment , dielectric material 1203 is 
cross - sectional views of fabricating silicon tube capacitors aluminum oxide , silicon dioxide , zirconium dioxide , haf 
by dry etching of silicon using the steps described in FIG . 11 nium silicate , zirconium silicate , or silicon oxynitride depos 
in accordance with an embodiment of the present invention . ited by ALD , CVD , or sputtering . Once this is completed , 
Referring to FIG . 11 , in step 1101 , silicon nanotubes or conductive material 1204 to complete the MIS stack is 
" tubes ” 1201 on a substrate 1202 ( e . g . , silicon ) are fabri - 15 deposited , preferably using atomic layer deposition to 
cated using the process of method 800 as shown in FIG . enable a conformal MIS stack even along the inner walls of 
12A . silicon nanotubes 1201 . In one embodiment , conductive 
In step 1102 , a dielectric material layer 1203 ( e . g . , haf - material 1204 is titanium nitride , tantalum nitride , or nickel . 
nium dioxide , aluminum oxide , silicon dioxide , zirconium A backside contact metal 1205 can be sputtered on the 
dioxide , hafnium silicate , zirconium silicate and silicon 20 underside of wafer 1202 for characterization . In one embodi 
oxynitride ) is deposited ( e . g . , such as via atomic layer ment , backside contact metal 1205 is aluminum . 
deposition ( ALD ) , chemical vapor deposition ( CVD ) or In another embodiment , aluminum oxide may be used as 
sputtering ) on tubes 1201 and substrate 1202 as shown in dielectric material 1203 . Once this is completed , conductive 
FIG . 12B material 1204 to complete the MIS stack is deposited , 
In step 1103 , a metal layer 1204 ( e . g . , titanium nitride , 25 preferably using atomic layer deposition to enable a con 
tantalum nitride or nickel ) is deposited ( e . g . , such as via formal MIS stack even along the inner walls of the silicon 
atomic layer deposition ( ALD ) , chemical vapor deposition nanotubes 1201 . Titanium nitride can be used as conductive 
or sputtering ) on the dielectric material layer 1203 as shown material 1204 . A backside contact metal 1205 can be sput 
in FIG . 12C . tered on the underside of wafer 1202 for characterization . 
In step 1104 , a contact 1205 ( e . g . , aluminum ) is sputtered 30 FIG . 13 is a flowchart of a method 1300 for pattern 
on the backside of substrate 1202 as shown in FIG . 12D to transfer of multi - tier structures into a substrate material in 
enable performance characterization . accordance with an embodiment of the present invention . 
A more detailed description of method 1100 is provided FIG . 13 will be discussed in conjunction with FIGS . 14A 
below . In method 1100 , pre - fabricated silicon nanotubes 14H , which depict cross - sectional views of a process for 
1201 etched in silicon are introduced into an ALD chamber 35 pattern transfer of multi - tier structures into a substrate 
for deposition of dielectric material 1203 . The dielectric material using the steps described in FIG . 13 in accordance 
material 1203 , for instance , may be hafnium dioxide which with an embodiment of the present invention . 
is a high - k dielectric . In another embodiment , dielectric Referring to FIG . 13 , in step 1301 , multi - tier resist 
material 1203 is aluminum oxide , silicon dioxide , zirconium patterns 1401 are nanonimprinted using a multi - tier nanoim 
dioxide , hafnium silicate , zirconium silicate , or silicon 40 print template as previously discussed using method 300 as 
oxynitride deposited by ALD , CVD , or sputtering . Once this shown in FIG . 14A . In one embodiment , multi - tier resist 
is completed , conductive material 1204 to complete the patterns reside on a hard mask 1402 which resides on a 
metal - insulator - semiconductor ( MIS ) stack is deposited , replica template material 1403 . 
preferably using ALD to enable a conformal MIS stack even In step 1302 , the residual layer of resist 1404 is removed 
along the inner walls of silicon nanotubes 1201 . In one 45 by using Ar / O , RIE chemistry as shown in FIG . 14B . 
embodiment , the conductive material 1204 is titanium In step 1303 , the multi - tier resist pattern 1401 is used as 
nitride , tantalum nitride , or nickel . A backside contact metal an etch mask to etch an underlying hard mask 1402 ( e . g . , 
1205 may then be sputtered on the underside of the wafer chromium , aluminum ) . In one embodiment , an RIE etch 
1202 for characterization . In one embodiment , backside chemistry of C1 , / 0 , is used in step 1303 . 
contact metal 1205 is aluminum . 50 In step 1304 , resist 1401 and hard mask 1402 together 
An alternative method for fabricating silicon tube capaci - serve as an etch mask for etching into the replica template 
tors , such as high aspect ratio silicon tube capacitors , using material 1403 , which in one embodiment , is fused silica as 
metal assisted chemical etching ( MACE ) and deposition of shown in FIG . 14D . In one embodiment , the etch chemistry 
conductive material and dielectric material is discussed for this step is a CF / Ar / CHF , based one . 
below . MACE is a wet etch process where silicon is pref - 55 In step 1305 , Ar / O , RIE etch chemistry is used to etch the 
erentially etched at the interface between a noble metal and lower resist level leaving behind the narrower single tier 
the silicon surface in a solution of hydrofluoric acid ( HF ) , resist pattern 1401 as shown in FIG . 14E . 
Deionized ( “ DI ” ) water , and an oxidant ( commonly H , 02 ) . In step 1306 , resist 1401 is used as an etch mask to etch 
This results in an anisotropic etch where the geometry of the the exposed hard mask 1402 using C12 / 0 , RIE chemistry as 
features is determined by the shape of the patterned noble 60 shown in FIG . 14F . 
metal as well as the metal ' s mechanical stability during etch . In step 1307 , the remaining resist 1401 and hard mask 
By depositing the noble metal outside the silicon ( Si ) tubes 1402 combination is used as an etch mask to etch into the 
on the surface of the Si substrate thus forming a metal mesh exposed replica template material 1403 again as shown in 
and on the Si tubes at the base , and performing MACE , high FIG . 146 . This creates the multi - tier pattern on template 
aspect ratio Si tube structures can be formed . The preferen - 65 material 1403 as shown in FIG . 14G . 
tial etch mechanism is as follows : ( i ) the noble metal In step 1308 , the remaining resist mask 1401 and hard 
catalyzes the reduction of the oxidant creating holes , ( ii ) the mask 1402 material are removed using suitable wet etching 
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that is compatible with replica template material 1403 Returning to FIG . 15 , in step 1506 , using the etched metal 
thereby forming a multi - tier nanoimprint template as shown 1604 as mask , the RIE of substrate 1603 ( e . g . , fused silica ) 
in FIG . 14H . In another embodiment , template material is done to form a second level of grating structures 1605 as 
1403 is a stack of three materials : in one embodiment , it shown in FIG . 16E . 
consists of fused silica , with a sputtered etch stop layer , such 5 In step 1507 , the remaining metal mask 1604 can be 
as ITO or silicon nitride , and silicon dioxide on top of the removed either by wet etch or RIE as shown in FIG . 16F . 
etch stop , deposited using plasma enhanced chemical vapor In step 1508 , a second metal 1606 ( e . g . , aluminum , 
deposition ( PECVD ) . chromium ) is deposited at an angle , but from the opposite 
With respect to fabricating multi - tier asymmetric nano direction compared to the first angled metal deposition , so it 
structures , the present invention describes a method to form " can serve as etch mask for defining the next level as shown 
multi - tiered asymmetric nanostructures in fused silica , in FIG . 166 . In one embodiment , second metal 1606 is 
which may then be used as imprint templates to replicate the deposited via electron beam evaporation or sputtering . 
structures using J - FIL on polymer resist as discussed below In step 1509 , an RIE of second metal 1606 is performed 
in connection with FIGS . 15 and 16A - 16 ) . FIG . 15 is a 16 to define the critical dimension of mask as shown in FIG . 
flowchart of a method 1500 for forming multi - tier asym - 16H . In one embodiment , the second metal 1606 is a 
metric nanostructures in accordance with an embodiment of different type of metal than the first metal 1604 . In another 
the present invention . FIG . 15 will be discussed in conjunc - embodiment , the second metal 1606 is the same type of 
tion with FIGS . 16A - 16 ) , which depict cross - sectional views metal as the first metal 1604 . 
of fabricating multi - tier asymmetric nanostructures using 20 In step 1510 , the etched metal 1606 serves as a mask and 
the steps described in FIG . 15 in accordance with an an RIE of the grating is done as shown to define a third level 
embodiment of the present invention . of grating features 1607 as shown in FIG . 161 . In one 
Referring to FIG . 15 , in step 1501 , grating structures 1601 embodiment , the etch time can be controlled to form level 3 
are created in resist forming a resist pattern 1602 by lithog at the desired depth , that can be different from the depth of 
raphy on a substrate 1603 ( e . g . , fused silica ) shown in FIG . 25 level 2 . In one embodiment , instead of implementing a 
16A . vertical RIE etch , an angle RIE etch could be performed to 
In step 1502 , resist pattern 1602 is transferred into the define the critical dimension of metal mask 1606 . 
underlying fused silica substrate 1603 using RIE chemistry In step 1511 , the remaining metal mask 1606 is them 
of CF / Ar / CHF , as illustrated in FIG . 16B . removed by wet etch or RIE to expose multi - tier asymmetric 
In step 1503 , resist pattern 1602 is stripped . 30 nanostructures 1608 as shown in FIG . 16J . In one embodi 
In step 1504 , a first metal 1604 is evaporated at an angle ment , method 1500 can be carried out on pillar structures 
to form an angled metal etch mask on the grating features instead of grating patterns to form structures illustrated in 
( level 1 ) 1603 shown in FIG . 16C . In one embodiment , FIG . 19 that could have interesting nanophotonic applica 
metal 1604 may be chromium . tions . FIG . 19 illustrates multi - tier asymmetric nanopillars 
In step 1505 , a vertical RIE of metal 1604 is then carried 35 enabled by the present invention . 
out to define the critical dimension ( CD ) of mask 1504 as Polarizers are optical filters that can manipulate the polar 
required as shown in FIG . 16D . ization of light . A potential application of the asymmetric 
In an alternative embodiment , instead of performing a multitier nanostructures described herein are wire grid polar 
vertical RIE of metal 1604 , an angled RIE may be performed izers ( WGPs ) . WGPs are key devices that enable nanopho 
from the opposite direction as shown in FIG . 17 . 40 tonic applications , such as polarizing beam splitters , filters 
Referring to FIG . 17 , FIG . 17 illustrates an alternative to for infrared ( IR ) sensors , liquid crystal display ( LCD ) pro 
step 1504 of FIG . 15 where an angled RIE of metal 1604 is jectors , heads - up display in automobiles , head mounted 
performed from the opposite direction in accordance with an displays , and lenses for polarized sunglasses . It has been 
embodiment of the present invention . shown that geometric parameters , such as grating pitch , duty 
As illustrated in FIG . 17 , in step 1504 , a metal 1604 is 45 cycle , and metal aspect ratio / thickness affect transmission 
evaporated at a glancing angle or shadowing angle onto the and contrast ratio ( ER ) of a WGP . The performance of wire 
grating features ( level 1 ) . In one instance , metal 1604 may grid polarizers can be quantified using two parameters — 
be chromium . In the alternative to step 1505 of FIG . 15 contrast ratio ( also referred to as the “ extinction ratio ” ) and 
discussed above , an angled RIE etching of the metal mask percentage transmission . Contrast ratio is defined as the ratio 
1604 is performed . The direction of the RIE etch is opposite 50 of optical power transmitted in the s - polarization versus the 
to the direction of the metal deposition in step 1504 . This p - polarization . It is an indicator of the maximum contrast 
angled etching technique forms an angled etch progression achievable using the polarizer . Percentage transmission is 
front , which enables easier formation of the targeted CD for defined as the percentage optical power transmitted when 
the angled metal mask as opposed to the vertical RIE from light with equal parts s and p polarization is incident on the 
the top . This is important , since the difference in thickness 55 polarizer . Ideally perfect transmission with high contrast 
of the angled mask at the two edges of the gratings is not ratio is desired . Unfortunately , wire grid polarizers block the 
significant , as shown in the SEM micrograph of FIG . 18 in S - polarization while transmitting p - polarization . This limits 
accordance with an embodiment of the present invention . maximum transmission to 50 % . Additionally , contrast ratio 
The angled etching process helps exaggerate this difference and percent transmission for standard WGPs are not com 
in thickness between the two edges of the gratings by 60 pletely uncoupled quantities . Improving contrast ratio leads 
forming an angled etch progression front , thus offering to a decrease in the percent transmission and vice - versa . 
better control of metal mask CD definition . In the embodi - Thus , there is a need for achieving high contrast as well as 
ment where chromium is used as the metal mask 1604 , the transmission . 
RIE etch chemistry is C1 , / 0 , for the angled etch step . Using In one embodiment , computational techniques , such as 
the etched metal as a mask , the RIE of fused silica is done 65 finite difference time - domain ( FDTD ) , are used to evaluate 
to form level 2 as shown in step 1506 of FIG . 15 as discussed the performance of WGPs with multitier cross section geom 
below . etries . If the performance is not exceptional , the geometry is 
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optimized using a genetic algorithm based optimization deposition can also be done to define mask critical dimen 
scheme , and the optimized geometry is evaluated using sion . In one embodiment , C1 , / 0 , RIE chemistry is used for 
FDTD . this process . 
In one embodiment , the sequence of steps used to evaluate In step 2106 , once the CD of metal mask 2203 is defined , 
the performance of a given geometry for WGPs are as 5 the fused silica 2202 is etched to define the second level 
follows : grating structure as shown in FIG . 22E . 
1 . Modeling the geometry : includes specifying model In step 2107 , the remaining metal mask 2603 is removed , 
extents and materials . such as by wet processing , as shown in FIG . 22F . 
2 . Setting up FDTD simulation region : includes specify - In step 2108 , metal 2204 that forms the wire grid polarizer 
ing simulation time , spatial extent , mesh settings , and 10 is deposited on the two steps of fused silica 2202 as shown 
boundary conditions . in FIG . 22G . In one embodiment , aluminum is used as the 
3 . Refining the mesh in areas with high index change . WGP metal . In one embodiment , aluminum is deposited by 
4 . Defining electromagnetic source ( in this case , a plane a glancing angle deposition ( GLAD ) from the opposite 
wave propagating perpendicular to the WGP ) : includes direction as illustrated in FIG . 226 . In one embodiment , 
specifying the amplitude , phase , polarization , spatial extent , 15 metal 2204 is deposited via electron beam evaporation or 
and frequency domain characteristics . sputtering . 
5 . Defining monitors for recording of simulation data : With respect to fabrication of a MOSFET nanoelectronic 
includes specifying the wavelength at which data is device , three different methods are discussed below to 
recorded . fabricate a MOSFET nanoelectronic device using the prin 
In one embodiment , these steps can be automated using 20 ciples of the present invention . The first method shows the 
scripting capabilities of the software . Contrast ratio and forming of a simple self - aligned NMOS MOSFET array 
percent transmission can be extracted from monitor data also using a single multi - tier imprint patterning step . As channel 
using scripts . While this computational technique can be length scales down , short channel effects dominate in planar 
used to evaluate a given geometry , an inverse design MOSFETs and this is addressed in practice by forming 
optimization is used to arrive at the specific dimensions that 25 lightly doped source / drain ( LDD ) regions near the silicon 
give the best performance for each design . surface and having heavier doping of the source / drain 
In one embodiment , a genetic algorithm ( GA ) optimiza regions limited to greater depths . The second method 
tion technique is used to perform the optimization as illus described herein shows the forming of a self - aligned NMOS 
trated in FIG . 20 . FIG . 20 illustrates a schematic of a genetic MOSFET array with LDD that is practical for short channel 
algorithm based optimization technique for optimizing 30 devices thus enabling CMOS scaling . The third method 
WGP geometry in accordance with an embodiment of the explains the fabrication of a CMOS MOSFET array using 
present invention . the above two methods in conjunction with photolithogra 
Referring to FIG . 20 , the output of this exercise is the phy . 
geometric dimensions of the optimal WGP cross sectional An embodiment of forming an exemplary self - aligned 
profile : height of the glass grating , width of the glass grating , 35 sample NMOS MOSFET array is discussed below in con 
height of the asymmetric level , width of the asymmetric nection with FIGS . 23 and 24A - 24H . The exemplary device 
level , height of the metal grating , and width of metal grating . chosen to show the capability of this process is a self - aligned 
The fabrication process for one such asymmetric multitier coplanar metal - gate NMOS MOSFET device . FIG . 23 is a 
wire grid polarizer is discussed below in connection with flowchart of a method 2300 for fabricating a completed 
FIGS . 21 and 22A - 22G . FIG . 21 is a flowchart of a method 40 NMOS MOSFET array by imprinting with self - aligned 
2100 for forming asymmetric multi - tier wire grid polarizers multi - tier nanoimprint templates in accordance with an 
in accordance with an embodiment of the present invention . embodiment of the present invention . FIG . 23 will be 
FIG . 21 will be discussed in conjunction with FIGS . 22A discussed in conjunction with FIGS . 24A - 24H , which depict 
22G , which depict cross - sectional views of forming asym cross - sectional views of fabricating a completed NMOS 
metric multi - tier wire grid polarizers using the steps 45 MOSFET array by imprinting with self - aligned multi - tier 
described in FIG . 21 in accordance with an embodiment of nanoimprint templates using the steps described in FIG . 23 
the present invention . in accordance with an embodiment of the present invention . 
Referring to FIG . 21 , in step 2101 , grating patterns are Referring to FIG . 23 , in step 2301 , a multi - tier imprint 
defined on resist 2201 using lithography as shown in FIG . template 2401 is fabricated as discussed above ( as well as 
22A . As further illustrated in FIG . 22A , resist 2201 is 50 the one created in method 3000 as discussed further below ) . 
formed directly on substrate ( e . g . , fused silica ) 2202 . In one In one embodiment , template 2401 will be imprinted onto a 
embodiment , the lithography process is nanoimprint , elec material stack 2402 as shown in FIG . 24A . In one embodi 
tron beam lithography , or photolithography . When nanoim ment , material stack 2402 includes a substrate 2403 ( e . g . , 
print lithography is used , the residual resist layer is removed p - type silicon ) required to form the NMOS device ; a thin 
using Ar / OZRIE chemistry . 55 gate oxide layer 2404 formed directly on substrate 2403 ; a 
In step 2102 , the remaining resist 2201 is used as a mask thick hard mask layer 2405 formed directly on gate oxide 
to etch into substrate 2202 by performing a reactive ion etch layer 2404 ; and the polymer imprint resist 2406 deposited on 
( RIE ) process as shown in FIG . 22B . hard mask layer 2405 using the drop - on - demand technology 
In step 2103 , the resist mask 2201 and organic impurities of J - FIL . 
are removed by performing a piranha clean ( H2O2 + H2SO4 ) . 60 In step 2302 , resist layer 2406 is imprinted with template 
In step 2104 , a glancing angle deposition of a metal mask 2401 . The residual resist layer is etched and the resulting 
2203 ( e . g . , chromium ) is performed as shown in FIG . 22C . resist structure 2407 is obtained as shown in FIG . 24B . 
Once metal mask 2203 is deposited at a glancing angle , a In step 2303 , the resist pattern 2407 is transferred onto the 
vertical RIE etch is carried out to define the critical dimen - hard mask material 2405 using RIE to form the patterned 
sion of the etch mask in step 2105 as shown in FIG . 22D . In 65 hard mask structure 2408 as shown in FIG . 24C . 
one embodiment , instead of a vertical RIE step , an angled In step 2304 , gate oxide 2404 is etched using selective 
RIE etch from the direction opposite to that of metal RIE to expose the p - type silicon substrate 2403 . Ion - implan 
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tation is then carried out using hard mask 2408 as the nately etching the resist 2607 and hard masks 2603 , 2604 
implant mask to form n - doped source and drain regions transferring one feature layer at a time . The result of this etch 
2409 in the p - type substrate 2403 as shown in FIG . 24D . is shown FIG . 26D . 
In step 2305 , a metal layer 2410 which will serve as the I n step 2505 , using hard mask 2609 as an implant mask , 
gate metal is deposited onto the stack as shown in FIG . 24E . 5 low energy ion implantation is carried out to form shallow 
In step 2306 , metal layer 2410 is planarized using chemi - lightly doped source and drain regions 2610 in the exposed 
cal mechanical polishing ( CMP ) , to expose the highest substrate 2601 as shown in FIG . 26E . 
surface of the patterned hard mask 2408 . Furthermore , metal In step 2506 , a thin layer of material 2611 , which in one 
layer 2410 is used as a mask to etch into exposed hard mask embodiment is the same as hard mask material 2603 , is 
10 blanket deposited onto the material stack as shown in FIG . 2408 until gate oxide 2404 is exposed ( gate oxide regions 26F . 2411 ) as shown in FIG . 24F . In step 2507 , material 2611 is then blanket etched to In step 2307 , metal layer 2410 is further planarized using defined side wall spacers 2612 as shown in FIG . 26G . 
chemical mechanical polishing ( CMP ) , until the remaining In step 2508 . side wall spacers 2612 . along with the 
hard mask 2408 is exposed thus forming the gate metal 2412 15 pre - existing hard mask material 2609 , serve as implant and the source / drain metal contacts 2413 , 2414 as shown in masks for high energy doping of exposed substrate 2601 to 
FIG . 246 . Furthermore , using the remaining hard mask form deeper highly n - doped source and drain regions 2613 
2408 and metal layers 2412 , 2413 , 2414 as etch masks , an as shown in FIG . 26H . 
RIE is performed to etch into the now exposed gate oxide In step 2509 , using hard mask material 2608 as an etch 
regions 2411 and the exposed silicon substrate 2403 to form 20 mask , hard mask material 2609 ( 2609 and 2612 , in one 
isolation trenches 2415 as shown in FIG . 24G . embodiment , are the same material ) is etched and removed 
In step 2308 , the remaining hard mask layer 2408 is and defines the remaining hard mask 2614 as shown in FIG . 
removed using the metal layers 2412 , 2413 , 2414 as etch 261 . 
masks until the gate oxide layer 2404 is exposed . Further Referring to FIG . 25B , in step 2510 , a thin transition 
more , a deposition and planarization ( e . g . , CMP ) of the field 25 metal layer 2615 is blanket deposited onto the material stack 
isolation oxide 2416 is performed until the metal layers as shown in FIG . 26J . In one embodiment , layer 2615 is 
2412 , 2413 , 2414 are exposed to form the complete NMOS titanium . 
MOSFET device as shown in FIG . 24H . In step 2511 , on slight heating , transition metal layer 2615 
The following now discusses forming an exemplary self reacts with the exposed doped silicon regions 2610 to form 
aligned NMOS MOSFET with lightly doped source / drain 30 drain 30 transition metal silicide 2616 which is a low resistance 
contact as shown in FIG . 26K . In one embodiment , transi regions suitable for short channel devices . FIGS . 25A - 25B tion metal layer 2615 does not react with the exposed hard are a flowchart of a method 2500 for forming an exemplary mask layers 2608 and 2614 or with expose gate oxide 2602 self - aligned NMOS MOSFET array with lightly doped 
source / drain regions suitable for short channel devices . 35 a self - aligned metal silicide or salicide 2616 as shown in 
and reacts only with exposed silicon 2610 thereby forming 
• 35 a sell - aligueu u FIGS . 25 A - 25B will be discussed in conjunction with FIGS . FIG 26K 
26A - 26P , which depict cross - sectional views of forming an In step 2512 . the unreacted transition metal is etched away 
exemplary self - aligned NMOS MOSFET array with lightly by a piranha clean or suitable dry etch and gate metal 2617 
doped source / drain regions suitable for short channel is blanket deposited and planarized by CMP until remaining 
devices using the steps described in FIGS . 25A - 5B in 40 hard mask 2608 is exposed as shown in FIG . 26L . 
accordance with an embodiment of the present invention . In step 2513 , using gate metal 2617 as an etch mask , 
Referring to FIG . 25A , in step 2501 , a multi - tier template exposed hard masks 2608 and 2614 are etched ( in that order ) 
2606 ( such as the one created in method 3000 as discussed and the remaining second material hard mask 2608 becomes 
further below ) is applied onto the polymer resist 2605 of a 2618 and the remaining first material hard mask 2609 
material stack including , in one embodiment , a p - type 45 becomes 2619 as shown in FIG . 26M . Continuing to use gate 
silicon substrate 2601 , a thin high - k dielectric gate oxide metal 2617 as an etch mask , RIE is done into exposed silicon 
layer 2602 formed directly on top of substrate 2601 , a first 2610 to form isolation trenches 2620 as shown in FIG . 26M . 
hard mask material 2603 , which may be a nitride or an In step 2514 , a CMP of gate metal 2617 is carried out to 
oxide , formed directly on top of high - k dielectric gate oxide expose second material hard mask 2618 , which is then 
layer 2602 , a second hard mask material 2604 , which may 50 etched away using gate metal 2617 as a mask as shown in 
be an oxide or a nitride ( different from the first hard mask FIG . 26N . Continuing with gate metal 2617 as an etch mask , 
material ) formed directly on top of the first hard mask first material hard mask 2619 is also etched using RIE to 
material 2603 , and the polymer sacrificial resist 2605 expose gate oxide . This would also define the dimensions of 
formed directly on top of the second hard mask material the final gate 2621 and S / D contacts 2622 as shown in FIG . 
2604 as shown in FIG . 26A . 55 26N . 
In step 2502 , template 2606 is removed after resist 2605 In step 2515 , field isolation oxide 2623 is then blanket 
is cured forming a multi - tier structure 2607 in resist 2605 as deposited onto the material stack as shown in FIG . 260 . 
shown in FIG . 26B . In step 2516 , field oxide 2623 is planarized using CMP to 
In step 2503 , the residual resist layer of the resist 2605 is expose metal contacts 2621 and 2622 , thus forming a 
removed by RIE as shown in FIG . 26C . 60 self - aligned NMOS MOSFET with lightly doped source and 
In step 2504 , resist pattern 2607 is transferred onto the drain regions suitable for short - channel devices as shown in 
two underlying hard mask layers 2603 , 2604 by matched FIG . 26P . 
etching performed by RIE . The first two levels from the top Referring to FIG . 25 , with respect to the third method of 
in the patterned resist 2607 are transferred onto layer 2604 fabricating MOSFET devices using the above two methods 
( and now becomes 2608 ) and the third level from patterned 65 in conjunction with photolithography , a CMOS MOSFET 
resist 2607 is transferred onto 2603 ( and now becomes device array can be fabricated using the process described 
2609 ) . This matched etching can be carried out by alter above , with some minor changes . After matched etching in 
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step 2504 to form the two hard mask levels ( 2608 and 2609 ) , During the etch carried out in step 2806 , the exposed top 
optical lithography is carried out to mask out an entire row level Si 2902 starts to etch . To ensure a smooth top level Si 
of structures as shown in FIG . 27A . FIG . 27A illustrates the surface , a hard mask ( such as SiO2 ) can be deposited above 
first lithography step for p - type dopant implantation in the Si substrate 2902 prior to the initial patterning step . In 
accordance with an embodiment of the present invention . 5 one embodiment , the bilaterally symmetric structure created 
Then step 2505 is carried out to implant the first dopant here serves as a master Si nanoimprint template . Each pair 
( e . g . p - type ) . At this point alternating rows of structures are or bilateral structure is considered as one unit . 
masked from ion implantation as shown in FIG . 27A . After The master template containing the bilaterally symmetric 
step 2505 , photoresist is stripped and a second optical multitier structures can then be used to create an inverse tone 
lithography step is carried out to mask out previously 10 nanoimprint replica template that will be used to fabricate 
p - doped structures as shown in FIG . 27B . FIG . 27B illus - field - effect transistor structures . The process to fabricate the 
trates the second lithography step for n - type dopant implan - inverse tone nanoimprint replica template is discussed below 
tation in accordance with an embodiment of the present in connection with FIGS . 30 and 31A - 31F . 
invention . Now ion implantation is carried out on the FIG . 30 is a flowchart of a method 3000 for fabricating the 
undoped structures using the alternate dopant type , in this 15 inverse tone nanoimprint replica template in accordance 
case n - type . Photoresist is then stripped to reveal alternating with an embodiment of the present invention . FIG . 30 will 
rows of n - type and p - type doped structures . be discussed in conjunction with FIGS . 31A - 31F , which 
After this process , step 2506 is carried out and the process depict cross - sectional views of fabricating the inverse tone 
continues . A similar optical lithography step is performed nanoimprint replica template using the steps described in 
after step 2507 to form highly doped p - type and n - type 20 FIG . 30 in accordance with an embodiment of the present 
structures thus forming source and drain regions . invention . 
Bilaterally symmetric multi - tier structures may also be Referring to FIG . 30 , in step 3001 , a master template is 
fabricated using the principles of the present invention as used to create inverse tone bilaterally symmetric structures 
discussed below in connection with FIGS . 28 , 29A - 29F . in nanoimprint resist 3101 using nanoimprint lithography . In 
FIG . 28 is a flowchart of a method 2800 for fabricating a 25 one embodiment , nanoimprint resist 3101 resides on the 
bilaterally symmetric structure in accordance with an inverse tone replica template material 3102 . 
embodiment . FIG . 28 will be discussed in conjunction with In step 3002 , the residual of resist layer of the patterned 
FIGS . 29A - 29F , which depict cross - sectional views of fab - resist 3101 is removed resulting in the structure shown in 
ricating a bilaterally symmetric structure using the steps FIG . 31A . 
described in FIG . 28 in accordance with an embodiment of 30 In step 3003 , a pattern transfer of resist structures into the 
the present invention . inverse tone replica template 3102 material ( e . g . , fused 
Referring to FIG . 28 , in step 2801 , paired grating struc - silica ) is performed , such as by RIE , as shown in FIG . 31B . 
tures are patterned in resist 2901 as shown in FIG . 29A . In In step 3004 , a lithography step is performed to mask 
one embodiment , the paired grating structures are patterned individual bilateral structure units using lithography resist 
on resist 2901 using nanoimprint lithography , electron beam 35 3103 as shown in FIG . 31C . Using the resist as an etch mask , 
lithography or photolithography on a substrate 2902 ( e . g . , a first level etch using RIE is carried out in the exposed 
silicon , fused silica ) . inverse tone replica template material 3102 . After this etch , 
In step 2802 , the pattern is transferred into the silicon the remaining resist is stripped . 
substrate 2902 using the resist mask 2901 , such as by RIE , In step 3005 , a second lithography step is performed to 
using HBr / Cl2 chemistry . 40 mask individual bilateral structure units and a part of the first 
In step 2803 , the remaining resist mask 2901 is removed , etched level using lithography resist 3103 as shown in FIG . 
such as by wet piranha processing of the sample , as shown 31D . Using the resist as an etch mask , a second level etch 
in FIG . 29B . using RIE is carried out in the exposed inverse tone replica 
In step 2804 , a conformal layer of a side wall spacer 2903 template material 3102 . After this etch , the remaining resist 
( e . g . , silicon dioxide , titanium nitride ) is deposited , such as 45 is stripped . 
via ALD , in a manner whereby the distance bounded by the In step 3006 , a third lithography step is performed as 
two gratings in a pair is filled as shown FIG . 29C . That is , shown in FIG . 31E to mask individual bilateral structure 
spacer material 2903 is deposited until an empty space units , a part of the first etch protected in the previous 
within each of the paired grating structures is filled as shown lithography step , and a part of the second etched level using 
in FIG . 29C . 50 lithography resist 3103 , and create a third level etch using 
In step 2805 , a blanket etching of the ALD SIO , film 2903 RIE in the exposed inverse tone replica template material 
is performed in order to expose Si between the pairs ( not 3102 . 
within the pair itself ) of gratings as shown FIG . 29D . In one In step 3007 , the remaining resist 3103 is removed to 
embodiment , CF / Ar / CHF , etch chemistry is used for this expose the inverse tone replica template 3104 that will be 
process . At this stage , spacer material 2903 used as a mask 55 used in the patterning of field - effect transistors as shown in 
for etching a second level into the Si wafer 2902 has been FIG . 31F . Box 3105 in FIG . 31F illustrates the portion of the 
defined . imprint template 3104 that corresponds to an individual 
In step 2806 , the silicon 2902 is etched , such as via RIE , field - effect transistor . Since the bilaterally symmetric multi 
using the spacer material 2903 as a mask as shown in FIG . tier structures were created in the master Si template using 
29E . In one embodiment , HBr / Cl , etch chemistry is used for 60 self - alignment techniques , there is no overlay error within 
this process . individual devices . Photolithography is used only to isolate 
In step 2807 , once the etch process is completed , the individual device structures from each other and the align 
remaining SiO2 mask 2903 is removed , such as by wet ment capability needed for this process is not as stringent 
processing . This process exposes the final structure ( a bilat - compared to alignment requirements within an individual 
erally symmetric multi - tier structure ) illustrated in FIG . 29F . 65 device . 
In one embodiment , the bilaterally symmetric multi - tier As discussed herein , the methods of the present invention 
structure is a master Si nanoimprint template . enable multilevel nanoscale structure fabrication using a 
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single patterning step . The multilevel structures may be 8 . The method as recited in claim 7 further comprising : 
symmetric , tubular , asymmetric , or bilaterally symmetric . using said replica template to pattern a multi - tiered resist 
The techniques of the present invention completely elimi structure on a resist of a material stack comprising a 
nate the need for alignment and overlay in the nanoscale . substrate , a gate oxide layer formed directly on top of 
Furthermore , the present invention enables fabrication of 5 said substrate , a mask layer formed directly on top of 
self - aligned multi - tier nanoimprint templates and replication said gate oxide layer and said resist formed directly on 
of self - aligned multi - tier nanoimprint templates to form top of said mask layer ; replica templates . The present invention discloses methods transferring said resist structure onto said mask layer to for pattern transfer of multi - tier nanoscale features . Addi form a patterned mask structure ; tionally , the present invention discloses methods to fabricate 10 etching said gate oxide to expose said substrate ; large area MIS Si tube capacitors , large area asymmetric forming source and drain regions in said substrate using multitier wire grid polarizers , and three variations of large 
area MOSFET arrays , all from a single patterning step . said patterned mask structure as an implant mask ; 
The descriptions of the various embodiments of the depositing a metal layer onto said material stack to serve 
present invention have been presented for purposes of 15 as a gate metal ; 
illustration , but are not intended to be exhaustive or limited planarizing said metal layer to expose a surface of said 
to the embodiments disclosed . Many modifications and patterned mask structure ; 
variations will be apparent to those of ordinary skill in the etching into said patterned mask structure until said gate 
art without departing from the scope and spirit of the oxide is exposed using said metal layer as a mask ; 
described embodiments . The terminology used herein was 20 further planarizing said metal layer until a remaining 
chosen to best explain the principles of the embodiments , the portion of said patterned mask structure is exposed thus 
practical application or technical improvement over tech forming a gate metal and source and drain metal 
nologies found in the marketplace , or to enable others of contacts ; 
ordinary skill in the art to understand the embodiments etching into said exposed gate oxide and said substrate to 
disclosed herein . form isolation trenches using said remaining portion of 
said patterned mask structure , said gate metal and said 
The invention claimed is : source and drain metal contacts as etch masks ; 
1 . A method for fabricating a bilaterally symmetric multi removing said remaining portion of said patterned mask 
tier structure , the method comprising : structure using said gate metal and said source and 
patterning a pair of grating structures on a substrate 30 drain metal contacts as etch masks until said gate oxide 
material ; is exposed ; and 
transferring said patterned pair of grating structures into depositing a field isolation oxide and planarizing said field 
said substrate material using a resist mask ; isolation oxide until said gate metal and said source and 
removing said resist mask ; drain metal contacts are exposed . 
depositing spacer material until an empty space within 35 9 . The method as recited in claim 7 further comprising : 
each of said pair of grating structures is filled ; using said replica template to pattern a nanoimprint resist 
etching said spacer material anisotropically to define side on a polymer resist of a material stack comprising a 
wall spacers on the outer edges of said pair of grating substrate , a gate oxide layer formed directly on top of 
structures ; said substrate , a mask layer of a first material formed 
etching said substrate material using said side wall spac - 40 directly on top of said gate oxide layer , a mask layer of 
ers as an etch mask to form a second lower level ; and a second material formed directly on top of said mask 
removing said spacer material to reveal a bilaterally layer of said first material , and said polymer resist 
symmetric multi - tier structure . formed directly on top of said mask layer of said second 
2 . The method as recited in claim 1 , wherein said paired material ; 
grating structure is patterned using one of the following : 45 removing said replica template after said polymer resist is 
nanoimprint lithography , electron beam lithography and cured thereby forming a negative multi - tier structure ; 
photolithography . etching a residual portion of said polymer resist after 
3 . The method as recited in claim 1 , wherein said substrate removal of said replica template ; 
comprises silicon , wherein said spacer material comprises transferring said negative multi - tier structure onto said 
silicon dioxide . mask layers of said first material and said second 
4 . The method as recited in claim 1 , wherein said substrate material by matched etching to form a first and a second 
comprises fused silica , wherein said spacer material com hard mask , respectively ; 
prises titanium nitride . performing an ion implantation using said first hard mask 
5 . The method as recited in claim 1 , wherein said bilat as an implant mask to form lightly doped source and 
erally symmetric multi - tier structure is a master nanoimprint 55 drain regions in said substrate ; 
template . performing a blanket deposit of a material onto said 
6 . The method as recited in claim 5 further comprising : material stack ; 
imprinting said bilaterally symmetric multi - tier structure performing a blanket etch of said material to define side 
in a resist layer forming resist structures on a template wall spacers ; 
material using said master nanoimprint template . 60 forming source and drain regions using said side wall 
7 . The method as recited in claim 6 further comprising : spacers which serve as implant masks ; 
removing a residual of said resist layer ; etching and removing said first hard mask ; 
performing a pattern transfer of said resist structures into performing a blanket deposit of a transition metal layer 
said template material ; and onto said material stack ; 
performing a plurality of lithography steps to isolate 65 forming a transition metal silicide or salicide at said 
individual structures and create steps between said source and drain regions by annealing said transition 
individual structures forming a replica template . metal layer ; 
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etching said transition metal layer ; mask layer of said second material , wherein said first and 
performing a blanket deposit of a gate metal and planariz second materials comprise a nitride or an oxide . 
ing said gate metal until a remaining portion of said 11 . The method as recited in claim 9 further comprising : second hard mask is exposed ; 
etching said second and exposed first hard masks using 5 performing a first lithography to mask out an entire row 
said gate metal as an etch masks ; of structures after transferring said multi - tier structure 
forming isolation trenches by etching into said substrate onto said mask layers of said first material and said 
using said gate metal as said etch mask ; second material by matched etching ; 
performing a planarizing of said gate meal to expose said stripping said polymer resist after said performing of said 
remaining portion of said second hard mask which is ion implantation using said first hard mask as said 
etched using said gate metal as said etch mask ; implant mask to form said source and drain regions in 
etching a remaining portion of said first hard mask using said substrate ; and 
said gate metal as said etch mask to expose said gate performing a second lithography to mask out previously oxide layer ; p - doped structures after said performing of said ion performing a blanket deposit of a field isolation oxide implantation using said first hard mask as said implant onto said material stack ; and mask to form said source and drain regions in said planarizing said field isolation oxide to expose metal substrate . contacts thereby forming a self - aligned field - effect 
transistor . 12 . The method as recited in claim 9 , wherein said 
10 . The method as recited in claim 9 , wherein said mask transition metal layer comprises titanium . 
layer of said first material is a different material than said * * * * * 
